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A new perovskite material Nd 2/3 CuTa 4 O 12 was applied as a naturally formed internal barrier layer capacitor. The powder prepared by solid state synthesis and ball milling was pressed into pellets and sintered at 1180-1220
• C. Dielectric properties of ceramic samples were characterized by impedance spectroscopic studies carried out in the temperature range from −55 to 700
• C at frequencies 10 Hz ÷ 2 MHz. Two types of the dielectric response were revealed -a high frequency response attributed to grains which occurred at low temperatures, and a low frequency one related to grain boundaries which dominated at higher temperatures. Resistances and capacitances of grains were found to be two orders lower than those of grain boundaries. Two plateaus were observed in the dielectric permittivity versus frequency plots -a low frequency step corresponding to a high value of 10 4 and a high frequency step at a level of 40. Scanning electron microscopy observations and energy dispersive spectroscopy analysis confirmed that Nd 2/3 CuTa 4 O 12 ceramics were composed of semiconducting grains and insulating oxygen-enriched grain boundaries. The formation of such an electrically heterogeneous system during the one step fabrication process in air leads to spontaneous internal barrier layer capacitance effects responsible for a high and relatively stable dielectric permittivity of the developed material. [10] . Strong tilting of TiO 6 octahedra and fourfold coordination of small Cu ions in A sites of the ABO 3 perovskite structure are characteristic of these compounds [1] . In the Cu 2 Ta 4 O 12 structure a half of A sites is unoccupied. Internal barrier layer (IBL) and/or surface barrier layer (SBL) capacitance effects have been indicated as origins of giant dielectric permittivity in the considered materials. Internal barrier layers can be formed by insulating grain boundaries of semiconducting grains or by planar defects. Surface barrier layers can be created at electrode-sample interfaces or at boundaries between the sample interior and surface layers with different compositions or defect structures.
PACS
In the present work, the results of impedance spectroscopic studies, microstructure investigations and EDS analysis are reported for a new material in this groupNd 2/3 CuTa 4 O 12 ceramic with the Cu 2 Ta 4 O 12 structure. * e-mail: dszwagi@ite.waw.pl
Experimental
A new material of the composition Nd 2/3 CuTa 4 O 12 was synthesized by a conventional solid state reaction at 1180
• C for 25 h. The product was ball milled for 8 h, pressed into pellets and sintered at 1180-1220
• C for 12-25 h. Phase composition of the material was examined by an X'Pert Philips diffractometer. Microstructure and chemical composition of the ceramics were investigated using a FEI scanning electron microscope and an EDAX Genesis EDS system. Dielectric properties of the samples were studied by impedance spectroscopy using a LCR QuadTech meter in the temperature range from −55 to 700
• C at frequencies 10 Hz ÷ 2 MHz. Dc conductivity of Nd 2/3 CuTa 4 O 12 ceramics was measured in the temperature range 20-700
Results and discussion
In Fig. 1a and b the frequency dependences of the real and the imaginary parts of impedance are depicted for Nd 2/3 CuTa 4 O 12 ceramic sintered at 1220 Figure 2 presents the complex plane impedance plots for a few selected temperatures in the range from −55 to 700
Three types of dielectric response can be distinguished on the basis of the impedance data. At temperatures above 100
• C, the predominant response is related to grain boundaries. This response is reflected by a low frequency plateau in the Z versus frequency dependence (Fig. 1a) , by a main peak in the Z versus frequency dependence (Fig. 1b) and (205) by a large arc in the complex impedance plot (Fig. 2b-d) . At low temperatures, a second peak of Z (Fig. 1b) and a second smaller arc in the complex impedance plots (Fig. 2a) are observed at high frequency sides of the curves. This response is attributed to grains. At the highest investigated temperatures (above 600
• C) and at the lowest frequencies, a third flat Z maximum and an additional small arc in the Z = f (Z ) plot occur which could be ascribed to the electrode-sample interface.
In Fig. 3a the resistances of grains and grain boundaries determined on the basis of diameters of relevant semicircles in the complex impedance plots are displayed as a function of reciprocal temperature. Figure 3b shows such temperature dependence of the relaxation times τ calculated from the relationship 2π f max τ = 1 ( f max -frequency corresponding to the maximum in the complex impedance plot). Both dependences follow well the Arrhenius law. The activation energies determined from the slopes of the plots are 0.29 eV and 0.74 eV for resistances of grains and grain boundaries, respectively. For relaxation times, the activation energies are 0.28 eV and 0.77 eV for grains and grain boundaries, respectively. The similarity of both types of activation energies implies that electrical conduction and dielectric relaxation processes are determined by the transport of the same charge carriers. Below 250
• C, the resistances of grain boundaries are more than one order higher than those of grains. Figure 4a , b presents in log-log coordinates the frequency dependences of the real part of permittivity ε and the imaginary part of electrical modulus M in a wide temperature range. In the ε versus frequency plots there are two steps. The low frequency step corresponding to a high value of 10 4 is attributed to grain boundary barrier layer capacitance. The high frequency step at a level of 45 which dominates at low temperatures is related to intrinsic properties of grains.
As shown in Fig. 4b , there are two sets of peaks in the M versus frequency curves in the temperature range from −55 to 350
• C. The higher peaks which appear at low temperatures are attributed to grains, whereas the lower humps observed at higher temperatures -to grain boundaries. The values of M maxima are inversely proportional to capacitances. Thus, the obtained electrical modulus values imply that capacitances of grains are two orders lower than those of grain boundaries, and both the capacitances are temperature independent.
In Fig. 5a the logarithm of dc electrical conductivity of the ceramic is depicted as a function of reciprocal temperature. The activation energies determined from Figure 5b illustrates a scanning electron microscopy (SEM) image of a fractured cross-section of Nd 2/3 CuTa 4 O 12 ceramic sintered at 1220
• C. Irregular grain growth is observed leading to grain sizes ranging from 0.5 to 5 µm. The results obtained by energy dispersive spectroscopy (EDS) method indicate that the content of oxygen at grain boundaries is distinctly higher than that in grain interiors.
Conclusions
Impedance spectroscopic studies of Nd 2/3 CuTa 4 O 12 ceramics sintered at 1180-1220
• C reveal three types of the dielectric response which can be attributed to grains, grain boundaries and electrode-sample interfaces. At temperatures above 100
• C, the predominant response is related to grain boundaries. Resistances and capacitances of grains are two orders lower than those of grain boundaries. The EDS analysis indicates an oxygen enrichment at grain boundaries. The most plausible explanation of dielectric behavior of Nd 2/3 CuTa 4 O 12 ceramic seems to be IBLC mechanism related to spontaneous formation of insulating grain boundaries between semiconducting grains.
